35#define __fenv_static static
42#define FE_INEXACT 0x02000000
43#define FE_DIVBYZERO 0x04000000
44#define FE_UNDERFLOW 0x08000000
45#define FE_OVERFLOW 0x10000000
46#define FE_INVALID 0x20000000
55#define FE_VXCVI 0x00000100
56#define FE_VXSQRT 0x00000200
57#define FE_VXSOFT 0x00000400
58#define FE_VXVC 0x00080000
59#define FE_VXIMZ 0x00100000
60#define FE_VXZDZ 0x00200000
61#define FE_VXIDI 0x00400000
62#define FE_VXISI 0x00800000
63#define FE_VXSNAN 0x01000000
64#define FE_ALL_INVALID (FE_VXCVI | FE_VXSQRT | FE_VXSOFT | FE_VXVC | \
65 FE_VXIMZ | FE_VXZDZ | FE_VXIDI | FE_VXISI | \
66 FE_VXSNAN | FE_INVALID)
67#define FE_ALL_EXCEPT (FE_DIVBYZERO | FE_INEXACT | \
68 FE_ALL_INVALID | FE_OVERFLOW | FE_UNDERFLOW)
71#define FE_TONEAREST 0x0000
72#define FE_TOWARDZERO 0x0001
73#define FE_UPWARD 0x0002
74#define FE_DOWNWARD 0x0003
75#define _ROUND_MASK (FE_TONEAREST | FE_DOWNWARD | \
76 FE_UPWARD | FE_TOWARDZERO)
82#define FE_DFL_ENV (&__fe_dfl_env)
85#define _FPUSW_SHIFT 22
86#define _ENABLE_MASK ((FE_DIVBYZERO | FE_INEXACT | FE_INVALID | \
87 FE_OVERFLOW | FE_UNDERFLOW) >> _FPUSW_SHIFT)
90#define __mffs(__env) __asm __volatile("mffs %0" : "=f" (*(__env)))
91#define __mtfsf(__env) __asm __volatile("mtfsf 255,%0" : : "f" (__env))
100#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
241feenableexcept(
int __mask)
247 __oldmask = __r.__bits.__reg;
254fedisableexcept(
int __mask)
260 __oldmask = __r.__bits.__reg;
__fenv_static int feraiseexcept(int __excepts)
__fenv_static int fesetround(int __round)
__fenv_static int feholdexcept(fenv_t *__envp)
__fenv_static int fetestexcept(int __excepts)
__fenv_static int fegetexceptflag(fexcept_t *__flagp, int __excepts)
__fenv_static int feupdateenv(const fenv_t *__envp)
__BEGIN_DECLS const fenv_t __fe_dfl_env
__fenv_static int fegetround(void)
__fenv_static int fesetenv(const fenv_t *__envp)
__fenv_static int fegetenv(fenv_t *__envp)
__fenv_static int fesetexceptflag(const fexcept_t *__flagp, int __excepts)
__fenv_static int feclearexcept(int __excepts)
struct __fpscr::@1 __bits